Divides float64 vectors. The corresponding Intel® AVX instruction is VDIVPD.
m1 |
float64 vector used for the operation |
m2 |
float64 vector also used for the operation |
Performs a SIMD division of four packed double-precision floating-point elements (float64 elements) in the first source vector, m1 , with four float64 elements in the second source vector, m2.
Result of the division operation.
Copyright © 1996-2010, Intel Corporation. All rights reserved.